代码编织梦想

https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841833/Programming+the+Programmable+Logic

Programming the Programmable Logic

Confluence Wiki Admin

Last modified Oct 11, 2018 by navam

Table of Contents

Note: xilinx_devcfg.c driver got deprecated in 2018.1 release. Use ZYNQ FPGA manager to program Bitstream into Zynq PL

Introduction

HW IP Features

Known Issues and Limitations

Kernel Configuration Options for Driver

Devicetree

Task Dependencies (Pre-requisites)

Tools Required

Input Files Required

Test procedure

Programming ZYNQ PL through Linux

Programming the PL through the FSBL

Programming the PL through U-Boot

Change Log

2016.3

Related Links

Solution Zynq7000 PL Programming
 

Note: xilinx_devcfg.c driver got deprecated in 2018.1 release. Use ZYNQ FPGA manager to program Bitstream into Zynq PL

 

Introduction

The Zynq Programmable Logic (PL) can be programmed by the First Stage Bootloader (FSBL), U-Boot or through Linux. Programming the PL at different stages may be advantageous for different projects and workflows.
 

HW IP Features

  • Full Bitstream and partial Bitstream loading.
  • Encrypted and Authenticated Bitstream loading.

 

Known Issues and Limitations

  • Not support Partial,Encrypted,Authenticated Bitstream programming.

 

Kernel Configuration Options for Driver

Device Drivers ---> Character devices ---> <*> Xilinx Device Configuration

 

Devicetree

devcfg: devcfg@f8007000 {

                        compatible = "xlnx,zynq-devcfg-1.0";

                        interrupt-parent = <&&intc>;

                        interrupts = <0 8 4>;

                        reg = <0xf8007000 0x100>;

                        clocks = <&&clkc 12>, <&&clkc 15>, <&&clkc 16>, <&&clkc 17>, <&&clkc 18>;

                        clock-names = "ref_clk""fclk0""fclk1""fclk2""fclk3";

                        syscon = <&&slcr>;

                };

Task Dependencies (Pre-requisites)

 

Tools Required

 

Input Files Required

 

Test procedure

Programming ZYNQ PL through Linux

Once booted into Linux, write the bitstream file to the devcfg device:

$ cat bitstream.bit > /dev/xdevcfg

After, the prog_done file should indicate that the programming was successful.

$ cat /sys/class/xdevcfg/xdevcfg/device/prog_done

1

Programming the PL through the FSBL

The First Stage Boot-Loader (FSBL) is capable of programming the PL before loading U-Boot, which may be necessary for some applications. To have the FSBL load the PL, include the bitstream file when generating boot.bin and boot normally.
References:

 

Programming the PL through U-Boot

Load the bitstream into memory and then use fpga loadb to program the PL; for example:

U-Boot> fatload mmc 0 0x4000000 bitstream.bit

U-Boot> fpga loadb 0 0x4000000 <bitstream file size>

Change Log

2016.3

  • char: devcfg: Add bitstream version check.

Related Links

Getting Started
U-Boot
New Horizons Zynq Blog
Partial Reconfiguration Documentation

Platform Specific Documentation
Zynq 
 

p4db: on-the-fly debugging of the programmable data plane·_麦芽糖_的博客-爱代码爱编程

       摘要——P4程序极大程度上的扩展了网络的可编程性,但同时也增加了产生运行时故障的风险。如果不能迅速并恰当的处理这些运行时的故障,可能会对网络的功能和性能造成极大的破坏。然而,目前缺少调试工具,使得对于管理员来说,P4程序的故障检测显得非常具有挑战性并且错综复杂。本文致力于对P4的网络中的运行时错误进行即时调试。本文提出了P4DB,这是一个通用

2019.6.17 xilinx fpga zynq && zynqmp linux bitstream烧写程序_kang.lee的博客-爱代码爱编程

bitstream PL 加载参考地址: zynqMP:https://xilinxwiki.atlassian.net/wiki/spaces/A/pages/18841847/Solution+ZynqMP+PL+Pro

A review on the applications of programmable logic controllers (PLCs)-爱代码爱编程

可编程序控制器(plc)应用综述 phrem Ryan Alphonsusa, Mohammad Omar Abdullah 摘要 着自动化需求的显著增加,控制系统需要易于编程、灵活、可靠、健壮和成本效益高。本文综述了可编程序控制器(PLC)在我国目前市场上的应用。本文综述了可编程逻辑控制器(PLCs)在能源研究、工程研究、工业控制应用和工厂监控等领域

fpga python_评估通过Python快速开发异构处理器FPGA应用性能-爱代码爱编程

highly optimized libraries from an incredibly large developer community, yet is limited to the performance of the hardware system. In this work we evaluat

fpga matlab,FPGA Programming-爱代码爱编程

A field-programmable gate array (FPGA) is an electronic device that includes digital logic circuitry you can program to customize its functionality. Because the logic in the FPG

计算机课程设计红绿灯,PLC十字路口红绿灯课程设计(梯形图).doc-爱代码爱编程

PLC十字路口红绿灯课程设计(梯形图) 电气与电子信息工程学院 《电气控制与PLC课程设计》 设计报告 名 称: 十字路口红绿灯的设计 专业名称:  电气工程及其自动化 班 级: 学  号: 姓 名: 指导教师: 设计时间: 2013年6月3日—2013年6月14日 设计地点: K3-218 PLC实验室 摘 要 PLC可编程

逻辑与计算机设计基础 中文,逻辑与计算机设计基础-爱代码爱编程

逻辑与计算机设计基础从当代工程观点讲述了逻辑与计算机设计方面的内容,自出版以来已被全球超过25万人使用。本书以清晰的解释和逐步延伸的实例来帮助读者理解内容,实例涵盖了从简单的组合应用到建立在RISC内核基础上的CISC结构,更加重视培养读者在计算机辅助设计、问题形式化、解决方案验证和问题解决技巧方面的能力。 书    名 逻辑与计算机设计基础[1]

ABB AC500-S PLC Programmable Logic Controllers可编程逻辑控制器-爱代码爱编程

ABB AC500-S PLC Programmable Logic Controllers可编程逻辑控制器 ABB AC500-S安全 PLC(SIL3、PL e)专为涉及工厂、机械或过程自动化领域的安全应用而设计。 ABB DC551-CS31 Bus Module, ABB AC500-S PLCsDC551-CS311SAP220500R0

Post-exploitation and Persistence Techniques Against Programmable Logic Controller-爱代码爱编程

PLC的后开发和持久化技术 一、摘要二、威胁建模三、攻击方法(一)获取远程访问(二)权限提升及收集信息(三)持续化四、攻击场景五、结论 一、摘要   从对最近ICS重大事件的调查中可以看出,有针对性的后开发链对于攻击的成功起着至关重要的作用。在获得对系统的初始访问后,通常是通过以前未知(zero-day)或未修补的漏洞、弱凭据或内部协助,应用